

Fig. 1




Fig. 2





Fig. 3

Fig. 4






Fig. 5




Fig. 6




Fig. 7





Fig. 8

Fig. 9



Control 1004							
15	14	13	12	11	10	9	0
RID (1:0)	REG_SEL (3:0)			Reserved			

RID Bit #	Name	Description
1	PORT	Port 0 Or Port 1 (0=Port 0, 1=Port 1)
0	R/W	Read (0) Or Write (1) Channel

REG_SEL(3:0)	Selection
0000	CH_CNTRL
0001	CH_ADDRX
0010	CH_ADDRY
0011	BLOCK_INC_X
0100	BLOCK_INC_Y
0101	CH_Y_MOD
0110	B_SIZE_X
0111	B_SIZE_Y
1000	ADDR_INC
1001	CH_WC_LOW
1010	CH_WC_HI
1011	CH_INT_EN

CP_Data (Control) 1008		
15		0
16-Bit		

Channel Status		
2	1	0
RID (1:0)	Status	1012

Status	
0	Idle Timer Expired
1	EOS Reached

RID Bit #	Name	Description
1	PORT	Port 0 Or Port 1 (0=Port 0, 1=Port 1)
0	R/W	Read (0) Or Write (1) Channel

Fig. 10

Blakely, Sokoloff, Taylor & Zafman LLP

(310) 207-3800

Title: CONTROLLING MEMORY ACCESS DEVICES IN A DATA

DRIVEN ARCHITECTURE MESH ARRAY


1st Named Inventor: Louis A. Lippincott

Express Mail No.: EV339917539US

Docket No.: 42P17013

Sheet: 9 of 11

Fig. 11



Reset State: 0000 0000 0000 0000

Select Register For Control Port(CP) North0

RD Bit #	Name	Description/Purpose	Read/Write
15-10	Reserved	Reserved And Should Be Written As Zeros	Write
9-7	CP_R_SEL(n)	CP Receiver Select Bits	Read/Write
6-3	Reserved	Reserved And Should Be Written As Zeros	Write
2-0	CP_R_SEL(n)	CP Receiver Select Bits	Read/Write

Value	Selection	Description/Purpose
000	OPE	Command From OPE is Transmitted
001	East0	Command From East0 Port Is Transmitted
010	East1	Command From East1 Port Is Transmitted
011	South0	Command From South0 Port Is Transmitted
100	South1	Command From South1 Port Is Transmitted
101	West0	Command From West0 Port Is Transmitted
110	West1	Command From West1 Port Is Transmitted
111	IPE	Command From IPE Is Transmitted

Value	Selection	Description/Purpose
001	East0	East0 Port Receives Command
010	East1	East1 Port Receives Command
011	South0	South0 Port Receives Command
100	South1	South1 Port Receives Command
101	West0	West0 Port Receives Command
110	West1	West1 Port Receives Command

Fig. 12